## **EUROPEAN PATENT OFFICE**

## **Patent Abstracts of Japan**

PUBLICATION NUMBER : 11045942 PUBLICATION DATE : 16-02-99

APPLICATION DATE : 26-05-98 APPLICATION NUMBER : 10143936

APPLICANT: MATSUSHITA ELECTRIC IND CO LTD;

INVENTOR: SHINOMIYA NORIKO;

INT.CL. : H01L 21/82 G06F 17/50

TITLE: METHOD AND DEVICE FOR

DESIGNING LSI LAYOUT, CELL LIBRARY AND SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE

INTEGRATED CIRCUIT DEVICE

川 餄 入 カ S10 要求仕様 S2-記 置 純配線領域設定 回路設計 情報 S4-記 綶 S5-変更が抽出 駆動能力算出 S6 S7-セル変更 7

ABSTRACT :

PROBLEM TO BE SOLVED: To provide a method for designing an LSI layout by which variations in wiring delay time due to change of cell are minimized, and desired specifications can be satisfied with reliability in a short time.

SOLUTION: Cells are disposed in parallel according to circuit design information 12 (wiring operation S2). At the same time, wiring between the cells is performed (wiring operation S4) to design a block layout comprising multiple cell rows. Cells which do not satisfy desired specifications 11 are extracted from the block layout as cells to be changed (changing cells extracting operation S5). Driving ability which is necessary for satisfying the desired specifications 11 is calculated (driving ability calculating operation S6). Then, the cells to be changed are changed into cells with equivalent logic which are prepared in a stretchable cell library 13 and have a necessary driving ability and the same width and terminal position in the direction of the cell row (changing operation S7). In this case, a pure wiring area is set between cell rows (pure wiring area setting operation S3) to prevent design rule errors.

COPYRIGHT: (C)1999,JPO